

IV B.TECH – I SEM EXAMINATIONS, NOVEMBER - 2010 ADVANCED COMPUTER ARCHITECTURE (COMMON TO ECE, ECC)

Time: 3hours

Code.No: RR410408

Max.Marks:80

Answer any FIVE questions All questions carry equal marks

1. a] b]	Distinguish parallel processing at the job level, the task level and the instruction Explain the high order memory interleaving and its addressing scheme.	on level. [8+8]
2. a]	Classify the pipeline processors according to the levels of processing giving ex of each class.	kamples
b]	Describe the throughput of a K-stage pipeline.	[8+8]
3. a] b]	What are the parameters that characterized SIMD computers? What is masking. Explain the masking mechanism.	[8+8]
4. a] b]	With an example illustrate the mechanism of data routing in an array processor. Explain the architecture of PEPE associative processor.	r. [8+8]
5. a] b]	Briefly describe multi-computer and multi processor architecture. How are multi-port memories organized with fixed priority in multiprocessors	
6. a]	Describe the static priority algorithm for bus arbitration in multi processors.	[8+8]
b]	Give the structure of $2^3 X 2^3$ delta network.	[8+8]
7. a]	Compare control flow computers against data flow computers.	[Q Q]
b]	Explain any two VLSI arithmetic modules fro matrix computation.	[8+8]
8. a]	Describe any two special vector instructions of Cyber 205.	го ₁ о1
b]	Give the Inter CPU communications structure of Cray X-MP system.	[8+8]



Max.Marks:80

IV B.TECH – I SEM EXAMINATIONS, NOVEMBER - 2010 ADVANCED COMPUTER ARCHITECTURE (COMMON TO ECE, ECC)

Time: 3hours

Code.No: RR410408

Answer any FIVE questions All questions carry equal marks

1. a] b]	What are the parameters that characterized SIMD computers? What is masking. Explain the masking mechanism.	[8+8]
2. a] b]	With an example illustrate the mechanism of data routing in an array processor Explain the architecture of PEPE associative processor.	:. [8+8]
3. a] b]	Briefly describe multi-computer and multi processor architecture. How are multi-port memories organized with fixed priority in multiprocessors	
4. a] b]	Describe the static priority algorithm for bus arbitration in multi processors. Give the structure of $2^3 X 2^3$ delta network.	[8+8] [8+8]
5. a] b]	Compare control flow computers against data flow computers. Explain any two VLSI arithmetic modules fro matrix computation.	[8+8]
6. a] b]	Describe any two special vector instructions of Cyber 205. Give the Inter CPU communications structure of Cray X-MP system.	[8+8]
7. a] b]	Distinguish parallel processing at the job level, the task level and the instruction Explain the high order memory interleaving and its addressing scheme.	n level [8+8]
8. a]	Classify the pipeline processors according to the levels of processing giving ex of each class.	amples

b] Describe the throughput of a K-stage pipeline. [8+8]



Max.Marks:80

IV B.TECH – I SEM EXAMINATIONS, NOVEMBER - 2010 ADVANCED COMPUTER ARCHITECTURE (COMMON TO ECE, ECC)

Time: 3hours

Code.No: RR410408

Answer any FIVE questions All questions carry equal marks

1. a] b]	Briefly describe multi-computer and multi processor architecture. How are multi-port memories organized with fixed priority in multiprocessors	?
		[8+8]
2. a] b]	Describe the static priority algorithm for bus arbitration in multi processors. Give the structure of $2^3 X 2^3$ delta network.	[8+8]
3. a] b]	Compare control flow computers against data flow computers. Explain any two VLSI arithmetic modules fro matrix computation.	[8+8]
4. a] b]	Describe any two special vector instructions of Cyber 205. Give the Inter CPU communications structure of Cray X-MP system.	[8+8]
5. a] b]	Distinguish parallel processing at the job level, the task level and the instruction Explain the high order memory interleaving and its addressing scheme.	on level [8+8]
6. a]	Classify the pipeline processors according to the levels of processing giving exof each class.	amples
b]	Describe the throughput of a K-stage pipeline.	[8+8]
7. a]	What are the parameters that characterized SIMD computers?	
b]	What is masking. Explain the masking mechanism.	[8+8]
8. a]	With an example illustrate the mechanism of data routing in an array processo	r.
b]	Explain the architecture of PEPE associative processor.	[8+8]



Max.Marks:80

IV B.TECH – I SEM EXAMINATIONS, NOVEMBER - 2010 ADVANCED COMPUTER ARCHITECTURE (COMMON TO ECE, ECC)

Time: 3hours

Code.No: RR410408

Answer any FIVE questions All questions carry equal marks

1. a] b]	Compare control flow computers against data flow computers. Explain any two VLSI arithmetic modules fro matrix computation.	[8+8]
2. a] b]	Describe any two special vector instructions of Cyber 205. Give the Inter CPU communications structure of Cray X-MP system.	[8+8]
3. a] b]	Distinguish parallel processing at the job level, the task level and the instruction Explain the high order memory interleaving and its addressing scheme.	on level. [8+8]
4. a]	Classify the pipeline processors according to the levels of processing giving ex	xamples
b]	of each class. Describe the throughput of a K-stage pipeline.	[8+8]
5. a] b]	What are the parameters that characterized SIMD computers? What is masking. Explain the masking mechanism.	[8+8]
6. a] b]	With an example illustrate the mechanism of data routing in an array processo Explain the architecture of PEPE associative processor.	r. [8+8]
7. a] b]	Briefly describe multi-computer and multi processor architecture. How are multi-port memories organized with fixed priority in multiprocessors	
8. a] b]	Describe the static priority algorithm for bus arbitration in multi processors. Give the structure of $2^3 X 2^3$ delta network.	[8+8] [8+8]
